
96
XMEGA A [MANUAL]
8077I–AVR–11/2012
7.11.6 COMP2 – DFLL Compare register 2
Bit 7:0 – COMP[23:6]: Compare value byte 2
These bits hold byte 3 of the 24-bit compare register.
Table 7-9.
Nominal DFLL32M COMP values for different output frequencies.
Bit
7
6543
210
+0x06
COMP[23:16]
Read/Write
R/W
Initial Value
0
0000
000
Oscillator Frequency (MHz)
COMP Value (Clk
RCnCREF = 1.024kHz)
COMP0 Value (Clk
RCnCREF = 1.024kHz)
28.0
0x6ACF
0x35
30.0
0x7270
0x39
32.0
0x7A12
0x3D
34.0
0x81B3
0x41
36.0
0x8954
0x45
38.0
0x90F5
0x48
40.0
0x9896
0x4C
42.0
0xA037
0x50
44.0
0xA7D8
0x54
46.0
0xAF79
0x58
48.0
0xB71B
0x5C
50.0
0xBEBC
0x5F
52.0
0xC65D
0x63
54.0
0xCDFE
0x67